ABSTRACT In this paper, a new constant-frequency LL switch-capacitor (LLSC) quasi-resonant converter is proposed. Compared with the traditional frequency voltage regulation instruments, the proposed converter can effectively reduce the volume of magnetic components. A switch-control capacitor is used in the LLSC converter and adjusts the capacitor parallel anti-series MOSFET turn-on delay to change the equivalent capacitance. At constant frequency, the output voltage is adjusted by impedance adjustment. The LLSC converter can achieve the primary side MOSFET zero-voltage switching. A new design procedure is proposed for the LLSC converter. The proposed converter is experimentally by experimental results using 80-120 V and 250-W output prototype.
I. INTRODUCTION
The LLC resonant converter has been widely applied in the field of Isolated DC/DC transformation, for example, power adapter and, communication power, etc. The LLC resonant converter achieves a first-side MOSFET ZVS, and a secondary-side rectifier diode ZCS, improving the efficiency of the converter [1] - [6] .
In recent years, with the rise of renewable energy and electric vehicles, LLC resonant converters have been widely applied in high-power field, and new problems have appeared.
The input and output voltages of the traditional LLC resonant converter are relatively fixed, and the converters work at the rated work point. In photovoltaic applications, the input voltage is not constant whereas the output voltage is constant. In electric vehicle charging application, the input voltage is constant, the output voltage is not constant, and the load is not constant. These characteristics introduce new requirements for the voltage regulation capability of LLC converters. Previous studies focused on using a staggered parallel system to increase the load gain and capacity of the converter [7] - [10] . In [11] , additional resonant networks were introduced to increase the boost gain through multiple tap transformers. In [12] the characteristic curve of voltage regulation is changed by adjusting the topological structure.
New resonant converters, such as LCC and LCLC converters, have been widely used in industrial applications [13] - [15] . LCC converter has better load-adjustment characteristics than the LLC converters but has the disadvantage of significantly changing the switching frequency. A fixed frequency LCC resonant converter is proposed by some scholars which has the advantages of simple control circuit, simple design of magnetic components and so on. However, the fixed frequency LCC resonant converter easily loses the ZVS operation state when the input voltage is increased or the load is decreased [16] .
In [11] , an auxiliary LC resonant circuit is introduced to increase the high voltage. The auxiliary LC resonant circuit and magnetizing inductance are operated as a variable inductor. The proposed converter is suitable for adapting various power supplies. In [17] , a common inductor multiphase LLC resonant converter is proposed. The resonant inductor in each LLC phase is connected in parallel to achieve current sharing. In [18] , a new control method where the effective duty ratio is used not to regulate the output voltage but to minimize the power loss under light-load conditions for the FB LLC resonant converter. In conclusion, the frequency modulation mode of the resonant converter such as the LLC causes the converter to change the switching frequency to satisfy the voltage regulation requirement, and the actual operating frequency is often 0.5-3 times of the resonant frequency. When the resonant frequency is low, the field current obviously increases, with the increasing switch-off loss of the full-bridge MOSFET. The loss of the converter is significantly increased when the resonant frequency is high. This paper proposes a constant-frequency LLSC quasiresonant converter. It connects the original resonant capacitor in parallel with a set of MOSFETs in reverse series to adjust the equivalent capacitance in the resonant cavity and adjust reactance. The converter adjusts the output voltage by changing the drive delay. The converter works at constant frequency, and the volume of the magnetic original can be reduced. The primary-side-MOSFFETs work in ZVS condition.
This paper is divided into the following sections. Section II provides an improved topology to describe the commutation process of the LLSC converter. Section III propose a design procedure for the LLSC converter. Section IV presents the experimental data. Section V draws the conclusion.
II. LLSC CONVERTER'S STRUCTURE
In this chapter, the structure of the LLSC is proposed and shown in Fig.3 . C r is connected in parallel with a group of inverse series MOSFET to form adjustable capacitance. 
A. COMMUTATION PROCESS OF LLSC CONVERTER
Because the working frequency of the LLSC converter does not change, the working range is divided by the way of the boost mode and the buck mode. The difference between the LLSC converter and the traditional LLC converter is described in the case of the converter running in boost and buck mode. Fig.5(a) ] : When Q 2 and Q 4 are turned off, the forward bypass MOSFET Q 5 is given a high driver. Because the current direction is negative, the body diode of the reverse bypass MOSFET cannot conduct, so the bypass branch is not conducted, the resonant capacitor is involved in the resonance, and the capacitor voltage is increasing. The current reversely flows through the body diode and continuously decreases. When the secondary diodes D 1 and D 3 are conducted, the excitation inductor L m is clamped by the output voltage, and the excitation current is linearly reduced.
1) BOOST MODE
: Q 1 and Q 3 are turned on, the current in the resonant cavity becomes positive, and the capacitor voltage begins to decrease. The secondary diodes D 1 and D 3 are conducted, the field inductor L m is clamped by the output voltage, and the field current is reduced to zero, then, the current reversely increases. When the capacitor voltage is reduced to zero, the bypass branch is conducted and, the resonant capacitor is bypassed and, exit the resonance. The change in resonant current becomes slow.
: When the resonance current gradually decreases. The forward bypass MOSFET Q 5 is turned off at it 3 , and the reverse bypass MOSFET Q 6 is turned on. Because the current direction is positive, the body diode of 39636 VOLUME 6, 2018 the forward bypass MOSFET Q 5 cannot conducted, so the bypass branch is not conducting, and the resonant capacitor is involved in the resonance.
When the resonant current gradually decreases, the resonant current of the t 4 moment consists of only the field current. The secondary diode is not conducted, the excitation inductor is no longer clamped and participates in the resonance.
The circuit works in the intermittent state. At t 5 , all MOSFETs in the full bridge circuit are turned off and enter the dead time. The parasitic capacitors of the MOSFETs perform the energy conversion under the field current, which is a preparation for the ZVS. Because of the symmetry of the full bridge converter, the lower half cycle is identical to upper half.
2) BUCK MODE
In this paper, the continuous state of the current is used to describe the commutation process in the buck mode.
When Q 2 and Q 4 are turned off, the resonant current begins to decrease. Unlike the boost mode, the capacitor voltage is zero at t 0 , the bypass branch conducts and the resonant capacitor does not participate in the resonance. At t 1 , the bypass MOSFET Q 6 is turned off, the resonant capacitor participates in the resonance and the capacitor voltage begin to increase. During this period, the forward bypass MOSFET Q 5 is given a high driver, but the current direction is negative, and the body diode of the reverse bypass MOSFET Q 6 cannot be conducted. The bypass branch is not conducted.
When Q 1 and Q 3 are kept on, the resonant current is reduced to zero, and the capacitor voltage is maximum.
The resonant current increase, and the voltage of the resonant capacitor is reduced. The voltage of the capacitor is zero at t 3 , the bypass branch is conducted and the resonant capacitor is bypassed. the field current, which is a preparation for the ZVS. Due to the symmetry of the full bridge converter, the lower half cycle is identical to the upper half cycle.
B. THE WORKING PRINCIPLE OF SC (SWITCHED-CAPACITOR)
The SC structure was first proposed in [19] . The principle of the work is not described in detail in this article. The working state of the SCC can be divided into two categories: full wave and half wave. Because the use of SC is used as a resonant capacitor, the full wave SCC structure is adopted in this paper.
When the bypass MOSFET is closed and the capacitor participates in the resonance, the current in the resonant cavity is decreases and the capacitance voltage is increased. When the resonant current is reduced to zero, the capacitor voltage reaches the peak value, whereas the resonant current increases in the reverse direction. It is a capacitor discharge. During this period, the bypass MOSFET has been turned on, but because the voltage of the body diode of the anti-series MOSFET is negative, it cannot achieve capacitance bypass. When the capacitance's voltage is completely released, the body diode of the anti-series MOSFET reaches the conducting state and, bypassing the capacitor which will no longer participate in the resonance. The current in the resonant cavity slowly increases until the resonant current is equal to the field current. When the MOSFET is turned off, the capacitor participates in the resonance and enters the next periodic state.
The driving signal of the anti-series MOSFET is a set of complementary square wave signal, and the switching frequency of the circuit is equal to the signal frequency. The equivalent capacitance is adjusted by adjusting the phase delay of the current in the resonant cavity. When the driver is high, because the capacitor voltage is not zero, the anti-series MOSFET body diode conduction cannot immediately conduct, and therefore it cannot achieve the bypass branch. When the capacitor voltage is zero, the bypass branch conducts and the capacitor is bypassed. When the driving signal is low, the bypass branch is disconnected, and the capacitor is involved in the resonance.
When the MOSFET body diode and anti-series MOSFET body diode are conducted, the capacitor voltage is zero, which can achieve ZVS. Fig. 8 shows the relationship between the equivalent capacitance and the phase shift. 
C. IMPEDANCE VOLTAGE REGULATION
If the SCC module is equivalent to a capacitor, the proposed converter has the same structure as the LLC converter. Therefore, the proposed converter can use the FHA model of the LLC converter. The gain of FHA model can be expressed by the following equation:
The relationship between the voltage gain and the resonant capacitance at a constant frequency can be obtained from the gain curve of the FHA model.
Eq.5 has two free degree x and Q. With the increase of C r , x decreases. Therefore, the LLSC converter's gain curve has the same trend as the LLC converter's.
The curve shows that with the increase in resonant capacitance, the voltage gain first increases and subsequently decreases. The trend curve of voltage gain varies with the capacitance, as shown in Fig. 9 . Thus, we can use the SCC module to obtain a constantfrequency DC/DC converter. When the DC/DC converter is designed, the peak gain of the converter is the focus of the designer. To analyse the peak gain of the LLSC converter, we first analyse the FHA model. The following approximation should be made when we use FHA model.
1) The LLC converter works in a continuous mode. The current waveform is sinusoidal.
2) The input and output voltages of the resonant tank ignore the high order harmonic, and only the effect of the fundamental wave is considered.
3) The AC equivalent impedance consider only the fundamental voltage.
These three characteristics result in a large error in the voltage gain curve of the FHA in the deep boost and buck mode. In the buck mode, the minimum voltage gain depends on the inductance ratio k, so the minimum voltage gain obtained in the FHA model in the buck mode is similar to the actual gain. In the boost mode, the field inductor is clamped and the converter operates in the discontinuous state. The impedance of the resonant tank is not zero, and there is a phase difference between the resonant current and the fundamental wave of the input voltage. With the increase of output voltage and load, the distortion of current becomes increasingly serious. In the boost mode, there is a great difference between the actual voltage gain and the voltage gain obtained by the FHA model. When modelling the LLC full-bridge converter, we should pay attention to the fit degree of the model in the boost mode.
For the LLSC converter, the nonlinearity of the system is more serious because of the switching mode of the resonant capacitance. The maximum gain calculated by the FHA model is far from reality when it is overloaded. When the bypass branch of the SCC module does not work, the converter is completely equivalent to the LLC converter, which is called the reference gain point (G 0 ) of the LLSC converter. The equivalent capacitance of the SCC module increases with the increase in phase delay. If the reference point is in the curve of the rising section, the system maximum voltage gain is greater than G 0 . If the reference point is in the curve of the descending section, G 0 is the maximum gain of the system. Thus, we can reflect the boost capability of the converter by analysing the voltage gain G 0 . The problem is simplified to the maximum gain of the LLC converter. The time domain model is an effective method to solve the maximum voltage gain of the LLC converter. In [20] and [21] , the time domain model is proposed. A simulation software is also effective for calculating the voltage gain for a particular operating point.
The diagram shows that the output voltage first increases and subsequently decreases with the increase in capacitance. The work area can be on the right of the peak point to ensure zero-voltage-switching. There are two disadvantages when selecting a small base-value capacitor.
If the capacitance is small, the resonant current will make the capacitor voltage too high, which creates a higher demand for the voltage resistance of the anti-series MOSFET.
The SCC technology makes the equivalent capacitance continuously increase by adjusting the conduction delay. If the capacitance base value is small, the output voltage will first increase and then decrease in the process of SCC adjustment, which is not conducive to the design of the control system. Therefore, when the voltage peak gain is guaranteed, the capacitance should choose a larger value.
D. LOSS ANALYSIS
Being the same as the LLC converter, Q 1 -Q 4 can achieve zero voltage switching. Therefore, Q 1 -Q 4 considers turn off losses, on state losses, bulk diode losses and drive losses. Many articles have introduced the detailed calculation methods, no longer described in this paper. For the additional Q 5 and Q 6 , only when the capacitor voltage is zero, can Q 5 , and Q 6 can be turned on due to the form of a reverse series. So Q 5 , and Q 6 can implement ZVS. When Q 5 and Q 6 turn off, the resonant capacitor voltage is zero, and so the turn off loss of Q 5 and Q 6 is low. The conduction loss is the main loss of Q 5 and Q 6 .
III. DESIGN PROCEDURE
The gain derived by the FHA model is inaccurate in the nonlinear region. The reason why the FHA model can not solve VOLUME 6, 2018 the accurate voltage gain in the boost mode is described in Section II. The FHA model has some disadvantages, but it is irreplaceable in the preliminary design of resonant converter.
The proposed design procedure of resonant parameters is shown in Fig. 10 . 1) Selecting the appropriate working frequency f is the first step in the design of a constant-frequency converter. A high operating frequency can effectively reduce the size of the converter.
2) Calculate transformer ratio n and maximum gain value G max . Usually, the design requirements of the DC/DC converter mainly include the input voltage range (V i min -V i max ), rated output voltage (V o ), rated power (P), and operating frequency f . The peak and valley gain can be described as:
The peak and valley gain are decided by n.
3) The appropriate inductance ratio is selected based on the G min . Calculate L r , L m and on the design procedure of the LLC converter. The selection of the excitation inductance needs to consider the soft switching conditions.
I shutdown ≥
2C oss U in t dead (9) Reducing the excitation inductance can increase I shutdown In order to obtain the minimum voltage gain, the excitation inductor and the resonant inductor need to guarantee the following relations:
After determining the resonant inductance and the excitation inductance, the resonant capacitance value is initially selected according to (4) . 4) A boost area is created by reducing resonant capacitance. In this step, the following factors should be considered:
Firstly, the resonant capacitance determines the voltage peak gain of the converter. The selection of the resonant capacitance should first meet the demand for voltage gain.
Secondly, the impedance of the resonant cavity is guaranteed to be the inductive impedance. The inductive impedance is a necessary condition for the realization of ZVS. When the system works in the second point (f 2 ), the impedance is zero. f 2 can be described as:
f must be higher than f 2 . 5) We should verify whether the peak voltage is satisfied by the time domain model or simulation analysis. If the result is not satisfied, the fourth step is returned, and the resonant capacitance is decreased. 6) Simulation should be done to verify the soft switching state of converter. If the primary side MOSFETs work in the ZVS condition, the design ends. If not, the third step is returned to reduce the field inductor to increase the resonant current of the dead time.
As the Q 5 , and Q 6 are parallel at the C r 's ends, therefore, its voltage capacity demand is different from that of Q 1 -Q 4 . In order to ensure the safe operation, we need to estimate the capacitance peak voltage. When the converter has the maximum gain, the system load is the biggest, and estimating the capacitance voltage at this time can provide a reference for selecting MOSFET.
At this time the bypass MOSFET does not work, and the capacitance participates in the resonance. The full bridge structure is symmetrical, and therefore we only need to analyze the half cycle.
The output power of the converter in the half cycle can be expressed as
Because the capacitor is in series in the circuit, the input power of the transformer can be expressed by the charge of the capacitance By ignoring the phase difference between the capacitor voltage and the drive, the charge variation in the capacitance's half period can be expressed as Q = 2CrV cr,max (14) Assuming the efficiency of the transformer is 100%
Combining (9)- (13) gives
IV. EXPERIMENTAL RESULT
A 250W LLSC converter prototype is built to verify the impedance voltage regulation method. The resonant tank parameters are designed based on the proposed design method, the final parameters of the LLSC converter are listed in Table 1 . To verify the voltage gain curve trend of the LLSC converter, a small value capacitance is selected. Fig .11 shows the curves in the steady state. The first curve is the driver of Q 1 , the second curve is the driver of Q 5 . The third curve is I L r , the fourth curve is the current of bypass branch.
The output voltage is changed by adjusting the driver delay of Q 5 and Q 6 . In the experiment, the driver delay increases 5% period per time. Fig. 12 shows the relationship between voltage gain and drive delay. The output voltage first increases FIGURE 12. Relation between voltage gain and drive delay. VOLUME 6, 2018 and then decreases with the increase in capacitance, which is consistent with the analysis in Section II.
V. CONCLUSIONS
In this paper, a new LLSC quasi-resonant converter is proposed which achieve impedance voltage regulation. A new design procedure is proposed for the LLSC converter. The proposed converter has the following advantages:
1) The proposed converter work at constant frequency, and the volume of the magnetic original can be reduced.
2) The ZVS condition of the MOSFET of the primary side can be realized using reasonable resonance parameters.
The validity of LLSC converter has been confirmed using a 250W experimental prototype. The experiment results show that the LLSC converter can regulate impedance voltage.
